This website requires Javascript to function properly. Please go to the setting of your web browser and enable Javascript for this website.
×
Loading...
Close
Home
Share
need VHDL and/or Verilog. Tools: Synopsys( DC, PT ,VSS...) or Mentor Graphic. do search at www.monster.ca
rock_jack
(The Door)
(#191383@0)
Last Updated: 2001-9-6
This post has been archived. It cannot be replied.
Share
Report
Replies, comments and Discussions:
有ASIC/FPGA design这种工作吗？
枫下论坛主坛
/
相约北美
/
移民留学